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Abstract 
Today’s electronic circuits utilizes large amount of data and so a large number of processing elements. Usually, the overall 
system performance depends on the interconnection scheme and the individual processing element. The performance of 
individual processing elements depends on the logic by which it is implemented. There are different logic styles like static 
NMOS, CMOS, dynamic logic etc. introduced to implement digital circuits. Dynamic logic is distinguished from so-called static 
logic in that dynamic logic uses a clock signal in its implementation of combinational logic circuits and hence there is clock 
power dissipation. It was in 2000 R.Rufati, S.M Fukhraie and K.C Smith introduced D3L logic. They proved that D3L logic 
reduces clock power dissipation in dynamic circuits. Later they implemented a barrel shifter using D3L logic. The question is 
whether D3L logic can be used in place of static logic to improve the performance.  
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1. Introduction 
One of the major problem faced in electronic circuit designing is the power dissipation. So the need for low power 
circuits and devices are growing day by day.D3L logic can be considered as a solution for the increased power 
dissipation. CMOS technology is widely used in todays’ electronic circuits. Power dissipation in CMOS logic is 
usually low because, at a time either PMOS or NMOS transistor is on. Dynamic logic is different from static 
logic because it uses a clock signal for its operation as combinational logic circuits. Dynamic logic can be designed 
with speed twice as that of static logic since it uses only the transistors. Since P transistors are not used, it  also 
reduces circuit size. Static logic is slower mainly because it uses slow P transistors for pull up network. But when 
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implemented in dynamic fashion as frequency of operation increases, power dissipation also increases.  In Alpha 
2216 microprocessor, 20W is consumed by the clock system. This power dissipation by the clock system is almost 
40% of the total power dissipation of the system.  To overcome the clock-power problem, it was in 2000 R. Rufati, 
S.M. Fukhraie and K. C. Smith developed the D3L logic style. In this style, the signal used as clock is removed from 
the dynamic gate. As a result the transistor used for giving clock can also be removed. It was proved that the power 
consumption of D3L logic gates is much lower than static logic gates1. Later, R. Rufati, S.M. Fukhraie and K. C. 
Smith itself2 implemented a barrel shifter using Data Driven Dynamic Logic ( D3L ).                                                             
 ALU is one of the important element that determines a system's performance. Hence, optimizing the speed and 
power of the ALU is a major design issue. So implementing ALUs using D3L logic and thus improving performance 
(Power Dissipation, Delay and Area)  has utmost importance. In this paper a one bit and four bit ALU using static 
logic was implemented and the performance was compared with ALU using D3L logic. One bit and four bit ALU 
using static and D3L logic was implemented using back end tool of Mentor Graphics. Design entry was done using 
Pyxis Editor, simulation was done using eldo and layout was drawn using IC Station. The rest of the paper is 
organized as follows. Section 2 gives a brief description of related works on D3L logic design. Section 3 describes 
the proposed work. Section 4 presents the result and analysis. Finally the concluding remark is presented in section 
5. 
2. Related Works 
     If we compare CMOS logic and dynamic logic, the input capacitance of a dynamic logic can be reduced to half 
when implemented in dynamic logic than implemented using static logic. But dynamic logic includes a clocking 
transistor which is an additional transistor and so, the speed does not becomes two times. Today’s circuits consume 
more power when dynamic logic is used In Alpha 2216 microprocessor, 20W is consumed by the clock system. This 
power dissipation by the clock system is almost 40% of the total power dissipation of the system.  To overcome the 
clock-power problem, it was in 2000 R. Rufati, S.M. Fukhraie and K. C. Smith developed the D3L logic style. In 
this style, the signal used as clock is removed from the dynamic gate. As a result the transistor used for giving clock 
can also be removed. It was proved that the power consumption of D3L logic gates is much lower than static logic 
gates1. Later, R. Rufati, S.M. Fukhraie and K. C. Smith itself 2 implemented a barrel shifter using Data Driven 
Dynamic Logic ( D3L ).     
     There are certain criteria that should be followed by the inputs when a logic is implemented using dynamic gates. 
In dynamic logic, either the Pull Down Network ( PDN) or the Pull Up Network( PUN) of static logic is removed. In 
this logic style, the inputs given during precharge phase must be low. The conclusion is that if the gate can be 
precharged with a set of input data, then there is no need for a clock signal. Such a case  of  using data for 
precharging other than clock signal for precharging is known as Data-Driven Dynamic Logic or D3L. In D3L the 
clock signal is replaced by one or more inputs. 
3. Proposed Work 
Static cmos logic utilizes pmos transistors in the pull up network and nmos transistors in the pull down network. 
The important characteristic of cmos logic is low power dissipation. But the number of transistors is more and static 
logic is comparatively slower. Unlike static logic, dynamic logic uses a clock signal and hence there is clock power 
dissipation. It was in 2000 R.Rufati, S.M Fukhraie and K.C Smith introduced D3L logic. They proved that D3L logic 
reduces clock power dissipation in dynamic circuits. The question is whether D3L logic can be used in place of static 
logic to improve the performance. In this project, an ALU which is a commonly used processing element was 
chosen. A one bit ALU was first implemented using static CMOS logic to obtain power dissipation, delay and area. 
Then ALU was implemented using D3L logic to obtain power dissipation, delay and area. Then a four bit ALU was 
implemented using both the logics. The performance was compared and conclusion was made such that D3L logic 
has better performance than static logic. 
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3.1. One Bit ALU 
An arithmetic and logic unit (ALU) is a digital circuit that performs arithmetic and logical operations. The ALU 
is the basic building block of the CPU of a computer, and even the simplest processors contain one ALU for 
purposes such as maintaining timers. 
     Fig.1 shows a simple one bit static ALU which performs three logical operations and one arithmetic operation. 
The three logical operations are AND,OR and invert. The arithmetic operation is addition.4:1 MUX is used to select 
the output function.S1S0 is the control signal. When S1S0 is 00 the output is A0 AND B0. When S1S0 is 01 the 
output is A0 OR B0 and when S1S0 is 10 the output is the complement of A0 . When S1S0 is 11 the output is the 
sum of A0,B0 and C0. This project is done using back end tool of Mentor Graphics. The first step is design entry. 
Using back end tool of Mentor Graphics, design entry is done in the form of a schematic diagram ie. transistor level 
diagram of the circuit. Design entry was done using Pyxis Editor of Mentor Graphics. 
 
 
 
 
Fig. 1.One bit static ALU 
      
     
     One bit static ALU which consist of AND gate, OR gate ,inverter, adder and a multiplexer was drawn using 
Pyxis editor. AND gate, OR gate and adder was implemented using static CMOS logic. Inverter is basic CMOS 
inverter. Multiplexer was implemented using Transmission gate logic. The final output of the circuit depends on the 
inputs of the multiplexer. As explained in the block diagram(Fig.1) , when the inputs A0,B0 and C0 is given , the 
outputs of And gate, OR gate, inverter and Adder will be obtained as the inputs of the multiplexer. S1S0 is the 
control signal. When S1S0 is 00 the output is A0 AND B0. When S1S0 is 01 the output is A0 OR B0 and when 
S1S0 is 10 the output is the complement of A0 . When S1S0 is 11 the output is the sum of A0,B0 and C0.Next a one 
bit ALU in D3L logic was considered to compare the performance of static and D3L logic.It consist of AND gate, 
OR gate ,inverter, adder and a multiplexer. AND gate, OR gate and adder was implemented using D3L logic. The 
working of the circuit is similar to that of static ALU. Inverter is basic CMOS inverter. Multiplexer was 
1344   Ancy J. Raj and P.V. Ashwin /  Procedia Computer Science  46 ( 2015 )  1341 – 1348 
 
implemented using Transmission gate logic. 
 
3.2. Four Bit ALU 
After comparing one bit static ALU and ALU using D3L logic, four bit ALU was considered. For design entry, 
one bit static and D3L ALU was converted into symbolic form.AND,OR,NOT gates and Adder were converted into 
symbols to obtain a block as shown in Fig.3.Each block represents one bit ALU.Four blocks were used to implement 
four bit ALU.Working is similar to that of one bit ALU.  
 
4. Result and Analysis 
     Simulation is the next step in the analysis after Design Entry. Using back end tool of Mentor Graphics, transistor 
level diagram of a circuit can be drawn. After drawing, the schematic is checked to find out the errors and then it is 
saved. After saving simulation can be done. The figures Fig.2(a),Fig.2(b),Fig.3(a) and Fig.3(b) shows the simulation 
waveforms of one bit ALU. 
 
 
       
 Fig.2.(a) AND Function (S1S0=00), (b) OR Function (S1S0=01)  
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Fig.3.(a) NOT Function (S1S0=10) ,(b) Adder (S1S0=11) 
 
 
      
     Fig.4.(a) Power dissipation of  ALU using static logic, (b) Power dissipation of  ALU using D3L logic 
 
     During simulation, power dissipation of the circuit can be obtained on a separate window. The power dissipation 
window of ALU using static logic and ALU using D3L logic is as shown in Fig.4(a) and Fig.4(b).Propagation Delay 
of the circuit can be obtained from the simulated waveforms. The figures Fig.5(a), Fig.5(b), Fig.6(a) and Fig.6(b) 
shows the simulation waveforms of four bit ALU. 
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Fig.5.(a) AND Function (S1S0=00) ,(b) OR Function (S1S0=01) 
 
               
Fig.6.(a) NOT Function (S1S0=10) , (b) ADDER (S1S0=11) 
     During simulation, power dissipation of the circuit can be obtained on a separate window. The power dissipation 
window of four bit ALU using static logic was obtained as 2.6535nW and Power Dissipation of ALU using D3L 
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logic was obtained as 2.4250nW.Propagation Delay of the circuit can be obtained from the simulated waveforms. It 
is the difference between the time output reaches 50% value and the time input reaches 50% value. Delay of four bit 
static and D3L was obtained as 208.6956ps and 182.6087ps respectively. A comparison was done based on Power 
Dissipation, Delay and Area of four bit ALU obtained. Table 1 shows the performance comparison table. 
 
Table 1. Performance Comparison 
Parameters One bit static ALU One bit ALU using D3L logic 
Percentage 
reduction 
4 bit static 
ALU 
4 bit ALU using 
D3L logic 
Percentage 
reduction 
Power Dissipation 853.4692pW 767.7617pW 10% 2.6535nW 2.4250nW 8.6% 
Delay (ps) 243.4782 193.00272 20% 208.6956 182.6087 12% 
Area (number of 
transistors) 54 45 16% 216 180 16% 
 
    
 
 
 
Fig.7. Layout :4 bit ALU using D3L logic 
     From the Table 1, compared to static logic  there is 10% power reduction in one bit ALU and 8% power 
reduction in 4 bit ALU when implemented using D3L  logic. Compared to static logic there is 20% reduction of 
delay in one bit ALU and 12% reduction of delay in 4 bit ALU.There is 16% area reduction in D3L  logic. The 
layout of four bit D3L logic is as shown in Fig.7. 
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5. Conclusion  
Unlike static logic dynamic logic utilizes clock signal and hence there is clock power dissipation. In the year 
2000 it was proved that D3L can reduce clock power dissipation in dynamic circuits. In this paper, a comparison is 
made between static logic and D3L logic.It was proved that compared to static logic  there is 10% power reduction 
in one bit ALU and 8% power reduction in 4 bit ALU when implemented using D3L  logic. Compared to static logic 
there is 20% reduction of delay in one bit ALU and 12% reduction of delay in 4 bit ALU.There is 16% area 
reduction in D3L  logic.It can be concluded that D3L logic introduced to avoid clock power dissipation can be used 
in place of static logic to improve performance. 
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